

1/8

FIG. 1

FIG. 2A





FIG. 2A

FIG. 2

FIG. 2A
FIG. 2B






FIG. 3A

FIG. 3




FIG. 3B

FIG. 4 is a block diagram of a non-binary shift register system for performing non-binary addition and multiplication. The system includes a non-binary shift register (110) and a non-binary multiplier (117). The shift register (110) is composed of eight stages (0-7) and eight registers (RGA0-RGA7). The multiplier (117) includes a non-binary shift register cell (118) and a non-binary multiplier (119).




FIG. 4




FIG.6